



Memory Module Data Sheet

AD64H1A08 DDR3-1600+(CL8) 240-Pin O.C. U-DIMM 1GB (128M x 64-bits)

General Description :

The ADATA's **AD64H1A08** is a 128Mx64 bits 1GB(1024MB) DDR3-1600(CL8) SDRAM over clocking memory module, The SPD is programmed to JEDEC standard latency 1333Mbps timing of 9-9-9-24 at 1.5V. The module is composed of eight 128Mx8 bits CMOS DDR3 SDRAMs in FBGA package and one 2Kbit EEPROM in 8pin TDFN package on a 240pin glass-epoxy printed circuit board.

The **AD64H1A08** is a Dual In-line Memory Module and intended for mounting onto 240-pins edge connector sockets. Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges of DQS. Range of operating frequencies, programmable latencies and burst lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

Features :

- Power supply (Normal): VDD & VDDQ = 1.5V \pm 0.075V
- 1.5V (SSTL_15 compatible) I/O
- Timing Reference
 - DDR3 1333 CL9-9-9-24 at 1.5V
 - DDR3 1600 CL8-8-8-24 at 1.75V
- Burst Length: 4, 8
- Programmable Additive Latency: 0, CL - 2, or CL - 1 clock
- Bi-directional, differential data strobe (DQS and /DQS)
- Differential clock input (CK, /CK) operation
- DLL aligns DQ and DQS transition with CK transition
- Average Refresh Period 7.8us at lower than TCASE 85°C, 3.9us at 85°C < TCASE \leq 95°C
- 8-bit pre-fetch.
- On Die Termination using ODT pin
- Internal (self) calibration: Internal self calibration through ZQ pin (RZQ: 240 ohm \pm 1%)
- EEPROM VDDSPD=3.3V (Typical)
- PCB Height 30.00mm (1.181"), Single sided component
- Clock Cycle Time (tCK):
 - DDR3-1333 tCK=1.5ns
 - DDR3-1600 tCK=1.25ns
- Refresh to Active/Refresh Command Time (tRFC): 110ns
- Lead-free products are RoHS compliant


Pin Assignment :

Pin	Front	Pin	Front	Pin	Front	Pin	Back	Pin	Back	Pin	Back
1	VREFDQ	41	VSS	81	DQ32	121	VSS	161	NC,DM8	201	DQ37
2	VSS	42	NC	82	DQ33	122	DQ4	162	NC	202	VSS
3	DQ0	43	NC	83	VSS	123	DQ5	163	VSS	203	DM4
4	DQ1	44	VSS	84	/DQS4	124	VSS	164	NC,CB6	204	NC
5	VSS	45	NC,CB2	85	DQS4	125	DM0	165	NC,CB7	205	VSS
6	/DQS0	46	NC,CB3	86	VSS	126	NC	166	VSS	206	DQ38
7	DQS0	47	VSS	87	DQ34	127	VSS	167	NC	207	DQ39
8	VSS	48	NC	88	DQ35	128	DQ6	168	/RESET	208	VSS
9	DQ2	49	NC	89	VSS	129	DQ7	169	CKE1,NC	209	DQ44
10	DQ3	50	CKE0	90	DQ40	130	VSS	170	VDD	210	DQ45
11	VSS	51	VDD	91	DQ41	131	DQ12	171	A15	211	VSS
12	DQ8	52	BA2	92	VSS	132	DQ13	172	A14	212	DM5
13	DQ9	53	NC	93	/DQS5	133	VSS	173	VDD	213	NC
14	VSS	54	VDD	94	DQS5	134	DM1	174	A12	214	VSS
15	/DQS1	55	A11	95	VSS	135	NC	175	A9	215	DQ46
16	DQS1	56	A7	96	DQ42	136	VSS	176	VDD	216	DQ47
17	VSS	57	VDD	97	DQ43	137	DQ14	177	A8	217	VSS
18	DQ10	58	A5	98	VSS	138	DQ15	178	A6	218	DQ52
19	DQ11	59	A4	99	DQ48	139	VSS	179	VDD	219	DQ53
20	VSS	60	VDD	100	DQ49	140	DQ20	180	A3	220	VSS
21	DQ16	61	A2	101	VSS	141	DQ21	181	A1	221	DM6
22	DQ17	62	VDD	102	/DQS6	142	VSS	182	VDD	222	NC
23	VSS	63	CK1,NC	103	DQS6	143	DM2	183	VDD	223	VSS
24	/DQS2	64	/CK1,NC	104	VSS	144	NC	184	CK0	224	DQ54
25	DQS2	65	VDD	105	DQ50	145	VSS	185	/CK0	225	DQ55
26	VSS	66	VDD	106	DQ51	146	DQ22	186	VDD	226	VSS
27	DQ18	67	VREFCA	107	VSS	147	DQ23	187	NC,/EVENT	227	DQ60
28	DQ19	68	NC	108	DQ56	148	VSS	188	A0	228	DQ61
29	VSS	69	VDD	109	DQ57	149	DQ28	189	VDD	229	VSS
30	DQ24	70	A10/AP	110	VSS	150	DQ29	190	BA1	230	DM7
31	DQ25	71	BA0	111	/DQS7	151	VSS	191	VDD	231	NC
32	VSS	72	VDD	112	DQS7	152	DM3	192	/RAS	232	VSS
33	/DQS3	73	/WE	113	VSS	153	NC	193	/S0	233	DQ62
34	DQS3	74	/CAS	114	DQ58	154	VSS	194	VDD	234	DQ63
35	VSS	75	VDD	115	DQ59	155	DQ30	195	ODT0	235	VSS
36	DQ26	76	/S1,NC	116	VSS	156	DQ31	196	A13	236	VDDSPD
37	DQ27	77	ODT1,NC	117	SA0	157	VSS	197	VDD	237	SA1
38	VSS	78	VDD	118	SCL	158	NC,CB4	198	NC	238	SDA
39	NC,CB0	79	NC	119	SA2	159	NC,CB5	199	VSS	239	VSS
40	NC,CB1	80	VSS	120	VTT	160	VSS	200	DQ36	240	VTT



Pin Description :

PIN	NAME	FUNCTION
CK0, /CK0	System Clock	Active on the positive and negative edge to sample all inputs.
CKE0	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least on cycle prior new command. Disable input buffers for power down in standby
/S0	Chip Select	Disables or Enables device operation by masking or enabling all input except CK, CKE and L(U)DQM
A0~A13	Address	Row / Column address are multiplexed on the same pins. (Row Address: A0~A13 , Column Address: A0~A9 , Auto precharge: A10/AP)
BA0~BA2	Banks Select	Selects bank to be activated during row address latch time. Selects bank for read / write during column address latch time.
DQ0~DQ63	Data	Data and check bit inputs / outputs are multiplexed on the same pins.
DQS0~DQS7, /DQS0~/DQS7	Data Strobe	Bi-directional Data Strobe
DM0~DM7	Data Mask	Mask input data when DM is high.
/RAS	Row Address Strobe	Latches row addresses on the positive edge of the CK with /RAS low
/CAS	Column Address Strobe	Latches Column addresses on the positive edge of the CK with /CAS low
/WE	Write Enable	Enables write operation and row recharge.
VDD / VSS	Power Supply/Ground	Power and Ground for the input buffers and the core logic.
VREFDQ	Power Supply reference	Power Supply for reference.DQ,DM.VDD/2
VREFCA	Power Supply reference	Power Supply for reference. Command , address, & control.VDD/2
VTT	Power Supply	Termination voltage. Used for address, command & control.VDD/2
SDA	Serial data I/O	EEPROM serial data I/O
SCL	Serial clock	EEPROM clock input
SA0~SA2	Address in EEPROM	EEPROM address input
ODT0	On Die Termination	When high, termination resistance is enabled for all DQ, /DQ and DM pins, assuming the function is enabled in the Extended Mode Register Set.
NC	No Connection	This pin is recommended to be left No Connection on the device.

Block Diagram :



- BA0 - BA2 → BA0-BA2 : SDRAMs U0 - U7
- A0 - A13 → A0-A13 : SDRAMs U0 - U7
- $\overline{\text{RAS}}$ → $\overline{\text{RAS}}$: SDRAMs U0 - U7
- $\overline{\text{CAS}}$ → $\overline{\text{CAS}}$: SDRAMs U0 - U7
- CKE0 → CKE : SDRAMs U0 - U7
- $\overline{\text{WE}}$ → $\overline{\text{WE}}$: SDRAMs U0 - U7
- ODT0 → ODT : SDRAMs U0 - U7
- CK0 → CK : SDRAMs U0 - U7



Note :

1. For each DRAM, a unique ZQ resistor is connected to ground. The ZQ resistor is 240 Ohm +/- 1%

Absolute Maximum Ratings :

Parameter	Symbol	Value	Unit
Voltage on VDD supply relative to Vss	VDD	-0.4 ~ 1.975	V
Voltage on VDDQ pin relative to Vss	VDDQ	-0.4 ~ 1.975	V
Voltage on any pin relative to Vss	VIN, Vout	-0.4 ~ 1.975	V
Storage temperature	TStg	-55 ~ +100	°C

Note: DDR3 SDRAM component specification.

Operation Temperature Condition

Parameter	Symbol	Value	Unit	Note
Normal Operating Temperature Range	TC	0~+85	°C	1
Extended Temperature Range (Optional)	TC	+85~+95	°C	1

Note: (1) If the DRAM case temperature is above 85 °C, the Auto-Refresh command interval has to be reduced to tREFI=3.9us.

DC Operating Condition :

Voltage referenced to Vss = 0V, VDD&VDDQ=1.5V±0.075V, Tc = 0 to 85 °C

Parameter	Symbol	Min	Max	Unit	Note
Supply Voltage	VDD	1.425	1.575	V	1,2
	VDDSPD	1.7	3.6	V	
Supply Voltage for Output	VDDQ	1.425	1.575	V	1,2
I/O Reference Voltage(CMD/ADD)	VREFCA, (DC)	0.49 x VDDQ	0.51 x VDDQ	V	3,4
I/O Reference Voltage(DQ)	VREFDQ, (DC)	0.49 x VDDQ	0.51 x VDDQ	V	3,4
Termination Voltage	VTT	VDDQ/2 - TBD	VDDQ/2 +TBD	V	

Note: (1) Under all conditions VDDQ must be less than or equal to VDD.


(2) VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.

(3) The AC peak noise on VREF may not allow VREF to deviate from VREF(DC) by more than ±1% VDD


(for reference: approx. ±15mV)

(4) For reference: approx. VDD/2 ±15mV


Package Dimensions :



Note:
1. Tolerance : $\pm 0.15\text{mm} (5.91\text{mils})$



Detail A



Detail B

